Single event upset error propagation between interconnected VLSI logic devices

The author presents experimental and analytical results of single event upset error propagation between interconnected VLSI logic devices representative of a spaceborne system. The results show that up to 50% of the time a single transistor upset internal to a logic device can result in system failure.<
>