A very high speed noiseless data compression chip for space imaging applications

Summary form only given. The same logic design was implemented with a CMOS process in two ASIC technologies, gate array and standard cell. The noiseless compression algorithm and chip implementations were specific to the requirements of the Earth Observing System High-Resolution Imaging Spectrometer (HIRIS) instrument.<
>