Synthesizing embedded speed-optimized architectures

A global optimization approach to high-level synthesis of speed-optimized embedded VLSI architectures is presented. Two mathematical integer programming (IP) models are presented. The first simultaneously selects types of functional units, performs scheduling tasks, and allocates hardware. The second additionally minimizes latency and optimally selects a clock period simultaneously with scheduling and allocation. By exploiting the problem structure, using polyhedral theory, the size of the search space of both IP models is decreased, thus improving the IP solution efficiency. This approach breaks new ground by simultaneously scheduling and allocating with complex and asynchronous interface constraints, to minimize both the average execution time and the area, automatically minimizing latency by optimally selecting the clock period and types of functional units (including chained operations), and synthesizing globally optimal architectures of embedded VLSI chips in practical CPU execution times.<
>