Transputer implementation of systolic arrays for model reduction | IET Conference Publication | IEEE Xplore