A test strategy for mixed analog/digital ASICS | IEEE Conference Publication | IEEE Xplore