An automatic layout generator for analog circuits | IEEE Conference Publication | IEEE Xplore