A model for enhanced manufacturability of defect tolerant integrated circuits | IEEE Conference Publication | IEEE Xplore