ASIC synthesis cost model

Following a brief introduction to hardware description language (HDL) synthesis and logic synthesis, the impact of synthesis technology on the various aspects of an ASIC product's lifecycle is enumerated. An ASIC synthesis cost model is presented along with the various assumptions and associated justification that have been made. A partial empirical test of the model is made via a set of actual design case studies.<
>