A new processor interconnection structure for fault tolerant processor arrays | IEEE Conference Publication | IEEE Xplore