Performance evaluation of the HERMES multibit systolic array architecture for low level processing tasks | IEEE Conference Publication | IEEE Xplore