New architectures for systolic hashing | IEEE Conference Publication | IEEE Xplore