Enhancing CMOS Transistor Performance Using Lattice-Mismatched Materials in Source/Drain Regions

Strain engineering using lattice-mismatched S/D in transistors and their combination with other stressors and optimum surface/channel orientations is very attractive and important for the continued improvement of CMOS performance in addition to device scaling