A 3-Transistor DRAM Cell with Gated Diode for Enhanced Speed and Retention Time | IEEE Conference Publication | IEEE Xplore