A 4.2GHz 0.3mm2 256kb Dual-V/sub cc/ SRAM Building Block in 65nm CMOS | IEEE Conference Publication | IEEE Xplore