A loop optimization technique for speculative chip multiprocessors | IEEE Conference Publication | IEEE Xplore