A Holistic Model for Mobility Enhancement through Process-Induced Stress

A compact and scaleable holistic (non process-specifilc) model for mobility enhancement through process-induced stress is developed for the first time. The layout dependence of transistor m obility due to process-induced stress is efficiently captured. The mobility model is verified for different layout dimensions for several stress-inducing process technologies through both process simulations and experimental data.