Sensitivity of on-wafer interconnects to CMOS process parameters at radio frequency

This paper investigates the sensitivity of the on-wafer interconnects to the Si CMOS process parameters. Experiments are conducted to emulate state-of-the-art and future technologies. S-parameters of the interconnect have been examined. The influence of the process parameters on the transmission and reflection capacities of the on-wafer interconnects are discussed.