Design methodology to limit coupling between board tracks on PCB level in realtime | IEEE Conference Publication | IEEE Xplore