Standardization of test structure design

A plan for standardization of test structure design based on a high-level information model is presented. The plan's implementation has dramatically improved the productivity of test chip layout, test software generation, data analysis, and documentation. Design errors, parametric test software defects, and documentation defects have been reduced to negligible levels.<>