A test structure to separately analyze CMOSFET reliabilities around center and edge along the channel width | IEEE Conference Publication | IEEE Xplore