On the passivation of interface states in SONOS test structures: impact of device layout and annealing process | IEEE Conference Publication | IEEE Xplore