Three hardware architectures for the binary modular exponentiation: sequential, parallel, and systolic | IEEE Journals & Magazine | IEEE Xplore