Overcoming DRAM scaling limitations by employing straight recessed channel array transistors with <100> uni-axial and [100] uni-plane channels | IEEE Conference Publication | IEEE Xplore