Sigma delta ADC design using Verilog-A

Electrical simulation gives a good evaluation of the performances of sigma-delta modulators but could require too long simulation times. In this paper we introduce the use of Verilog-A, which provides the capability to model the circuit topology of sigma-delta modulators closely to the electrical level and achieving a considerable reduction of simulation time