Space-based autonomous reconfigurable protocol chip

In this paper, we present an architecture for a reconfigurable protocol chip for space-based applications. We present a model for examining various stimuli for reconfiguration in space, and identify some approaches to operating on the stimuli. In particular, we examine fault tolerant schemes and reconfiguration based on detection of a link layer framing format.