Systematic design of two-level pipelined systolic arrays with data contraflow | IEEE Conference Publication | IEEE Xplore