Electrical analysis of a domino logic cell with GOS faults | IEEE Conference Publication | IEEE Xplore