A method for generating structurally aligned grids for semiconductor device simulation | IEEE Journals & Magazine | IEEE Xplore