Analyses and design of bias circuits tolerating output voltages above BV/sub CEO/ | IEEE Journals & Magazine | IEEE Xplore