Channel Engineering for the Reduction of Random-Dopant Placement-Induced Threshold Voltage Fluctuations in Vertical sub-100nm MOSFETs | IEEE Conference Publication | IEEE Xplore