Simulation of High-K Tunnel Barriers for Nonvolatile Floating Gate Memories | IEEE Conference Publication | IEEE Xplore