Investigating 50nm Channel Length Vertical MOSFET Containing a Dielectric Pocket, in a Circuit Environment | IEEE Conference Publication | IEEE Xplore