Experiments with gate oxide scaling from 4.5nm down to 2.5nm for boosting CMOS performances | IEEE Conference Publication | IEEE Xplore