Optimisation of PECVD poly-SiGe layers for MEMS post-processing on top of CMOS | IEEE Conference Publication | IEEE Xplore