A double-precision multiplier with fine-grained clock-gating support for a first-generation CELL processor | IEEE Conference Publication | IEEE Xplore