Session 16 overview - clock distribution and power management

Clock Distribution is an essential component of synchronous digital design. Papers in this session address techniques for the distribution of low-jitter high-quality clocks across large digital systems on a chip. The priority of power reduction in current processor designs is well-known, and more emphasis is placed on power management, including methods to measure power and temperature on-chip, are discussed.