Latch-up in 65nm CMOS technology: a scaling perspective

In this study, through a detailed analysis of the last four CMOS technology nodes, targeting similar applications, the intrinsic latch-up process sensitivity is investigated in an attempt to assess in which measure latch-up will continue to be a major reliability concern for future CMOS technologies.