Optimized deep trench isolation for high voltage smart power process

This work describes the electrical performance of high voltage deep trench isolation on SOI wafers. Several process and design related effects on the electrical isolation capability are investigated. Several process parameters during the trench process are examined with regard to isolation capability as well as defect generation. Trench edge geometry and layout have also a very strong impact on the isolation capability.