Very-shallow low-resistivity p+-n junctions for CMOS technology | IEEE Journals & Magazine | IEEE Xplore