Reply to "Comment on 'A simple method to improve the noise margin of III-V DCFL Digital circuit coupling diode FET Logic'" | IEEE Journals & Magazine | IEEE Xplore