SPLIT circuit model for test generation | IEEE Conference Publication | IEEE Xplore