A PWM DPS with pixel-level reconfigurable 4/8-bit counter/SRAM | IEEE Conference Publication | IEEE Xplore