Sampling and quantizing noise minimization of a digital phase locked loop

In this note a new technique of minimizing the sampling and quantizing jitter of a digital phase locked loop has been suggested. Also presented are the experimental results in support of the conclusions.