Loading [MathJax]/extensions/MathMenu.js
Niagara: a 32-way multithreaded Sparc processor | IEEE Journals & Magazine | IEEE Xplore

Niagara: a 32-way multithreaded Sparc processor


Abstract:

The Niagara processor implements a thread-rich architecture designed to provide a high-performance solution for commercial server applications. This is an entirely new im...Show More

Abstract:

The Niagara processor implements a thread-rich architecture designed to provide a high-performance solution for commercial server applications. This is an entirely new implementation of the Sparc V9 architectural specification, which exploits large amounts of on-chip parallelism to provide high throughput. The hardware supports 32 threads with a memory subsystem consisting of an on-board crossbar, level-2 cache, and memory controllers for a highly integrated design that exploits the thread-level parallelism inherent to server applications, while targeting low levels of power consumption.
Published in: IEEE Micro ( Volume: 25, Issue: 2, March-April 2005)
Page(s): 21 - 29
Date of Publication: 20 June 2005

ISSN Information:


Contact IEEE to Subscribe

References

References is not available for this document.