Mismatch characterisation of chip interconnect resistance | IEEE Conference Publication | IEEE Xplore