Impact of mask alignment on the tunneling field effect transistor (TFET)

The tunneling field effect transistor (TFET) is a standard CMOS process flow compatible device which shows improved short channel characteristics and lower static power consumption. The device is generated by the p-implant layer overlapping the source extension. A test-structure is proposed to investigate the impact of the alignment of the p-implant mask on the device characteristics.