Wafer Process Chip Size Package Consisting of Double-Bump Structure for Small-Pin-Count Packages | IEEE Conference Publication | IEEE Xplore