Study of super cut-off CMOS technique in presence of the gate leakage current

Super cut-off method as a well-known technique to reduce leakage power is investigated for its operational characteristics in the sub 100 nm technology nodes. Specially, the effect of the gate leakage in power consumption is considered and a design routine for optimizing the circuit in this regard is proposed. A right design methodology can improve the power and the circuit performance efficiently.