Architecture for protecting critical secrets in microprocessors | IEEE Conference Publication | IEEE Xplore