Balancing Performance and Reliability in the Memory Hierarchy | IEEE Conference Publication | IEEE Xplore